

FIG. 2b





FIG. 2c _201 $\frac{1}{\sum_{213}} c_0 \oplus c_*$ LFSR FF SEED C_{*} C₁⊕C * MEMORY 223 FF C_{*} 220 ⊕ C * 203 -C₆₃⊕ C * ECSR ECo 222 CODE MEMORY






FIG. 3a






FIG. 3b









FIG. 5b







FIG. 6






FIG. 8a








FIG. 8b





F1G. 8c
















FIG. 13








FIG. 16








FIG. 17















FIG. 22





930






FIG. 26




FIG. 27





FIG. 28






FIG. 31





FIG. 32






FIG. 34




FIG. 35




FIG. 37




FIG. 36A






FIG. 36B








FIG. 41A




FIG. 41B




FIG. 42 PRIOR ART




FIG. 43 (PRIOR ART)

Mean Cell Sweep Time, FSU @ 20 KM




FIG.44




FIG. 45






FIG. 46









FIG. 48

oggo






FIG. 51






FIG. 52





process, experiment, etc. -- real-time, -data-oriented digital I/O AD D/A 8 printer plotter reader alphanumeric oriented memory CD ROM mass disk tape data bus ROM memory — RAM registers flags bus control decode arith logic unit CPU instr cache stack ptr prog ctr


FIG. 54 PRIOR ART


FIG. 55 PRIOR ART


Comments	controller-type applications original IBM PC & compatibles accepts PC/XT cards enhanced PC/AT; auto-configure IBM PS/2; auto-configure ISI-11, µVAX-I,II; daisy-chained IACK Intel; SUN-I and others data acqusition & control bus VAX 780, 8600 series; parity parity; 40MB/s for blk xfer, 20M otherwise Macintosh II adds 1 dedicated INT per slot; "" daisy-chained IACK; SUN-3	communication across many crates
Connector b	S S S S S S S S S S S S S S S S S S S	I
Drivers		
IRQ Lines a	-101 101 101 101 101 101 101 101 101 101	IΣ
Sync/Async	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	<<
Multimaster?	110	• •
MUXed data/adr?	111111111	•
Block xfer?	• • • • • • •	•
Address width	16 20,24 20,24,32 24,(32) 22 20,24 9 32 16,32 16,32	32
Data width	8 8,16,32 8,16,32 8,16,32 8,16,24,32 8,16,24,32 8,16,24,32 8,16,24,32 8,16,24,32	32
RAW pandwidth (Mbyte/s)	2.50 2.50 2.50 2.50 2.50 2.50 2.50 2.50	
S S C	STD bus PC.XT PC.XT EISA MicroChannel Q - bus Multibus I CAMAC VAX BI Multibus II NuBus	Futurebus Fastbus

(a) E-edge-sensitive; L-LAM ("look at me"); M-"int" via bus mastership; P-programmable edge-or level-sensitive interrupts.
(b) CE-card-edge; DIN-2-part "Eurocard" 96-pin connector; H-high density 2-part conn. (c) almost. (d) National Semi special.

FIG. 56










2828282 N. C. 5026 3 4 6 8 7 8 18 READ
2 WRITE
L26 LOAD/RETRANSMIT D FULL EMPTY EXPANSION/H-FULI FIF01KX9 25 922334 100000 100000 100000 100000 100000 100000 100000 100000 100000 10 RECEIVE FIFO 2 FRX 4 5 0 53 N.C. 5024 FIFO1KX9


2 RESET
2 WRITE
L 26 LOAD/RETRANSMIT D EXPANSION/H-FULL FULL EMPTY TRANSMIT FIFO FIF01KX9_25 \Box FTX_DJ83 (A) α **~**[]\$ 8 B_DAT(31:0) 5030

FIG. 57C










nature intellige dise






FIG. 62




FIG. 63




FIG. 64




FIG. 65




FIG. 66




FIG. 67







FIG. 68




יון בי מיניב אוארואיים בעוביים אוף גובעי בי האוארומיה ווארואיו אוארואיו אוארואיו אוארואיו אוארואיו אוארואיו או


FIG. 69 PRIOR ART





TO / FROM COMMUNICATING NODE 6304 6314 ANSWERING TONE BLOCKER TO / FROM 6312 MICROPROCESSOR FIG. 71 CHANNEL ESTABLISHED 6310 CALLING TONE DETECTOR 6302 6020 TO FROM COMMUNICATING NODE 6300











FIG. 75A










FIG. 78




FIG. 79A

